This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-06-28 19:48:50 +00:00
Code
Activity
cba3073026
yosys
/
passes
History
Eddie Hung
cba3073026
submod to bitty rather bussy, for bussy wires used as input and output
2019-11-22 20:53:58 -08:00
..
cmds
equiv
fsm
hierarchy
submod to bitty rather bussy, for bussy wires used as input and output
2019-11-22 20:53:58 -08:00
memory
Add "opt_mem" pass
2019-11-22 17:45:22 +01:00
opt
Add "opt_mem" pass
2019-11-22 17:45:22 +01:00
pmgen
Fix
#1462
,
#1480
.
2019-11-19 08:57:39 +01:00
proc
proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage
2019-11-21 20:46:41 +00:00
sat
techmap
tests