mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-10 16:13:26 +00:00
3 lines
66 B
Verilog
3 lines
66 B
Verilog
module test(input a, output x, y);
|
|
assign x = a, y = a;
|
|
endmodule
|