mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-29 14:30:08 +00:00
20 lines
588 B
Text
20 lines
588 B
Text
read_verilog ram_simple_dual_two_clocks.v
|
|
hierarchy -top simple_dual_two_clocks
|
|
proc
|
|
memory -nomap
|
|
equiv_opt -run :prove -map +/xilinx/cells_sim.v synth_xilinx
|
|
memory
|
|
opt -full
|
|
|
|
# TODO
|
|
#equiv_opt -run prove: -assert null
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
|
#sat -verify -prove-asserts -tempinduct -show-inputs -show-outputs miter
|
|
design -load postopt
|
|
cd simple_dual_two_clocks
|
|
#Vivado synthesizes 1 RAMB18E1.
|
|
select -assert-count 2 t:BUFG
|
|
select -assert-count 1 t:LUT2
|
|
select -assert-count 1 t:RAMB18E1
|
|
|
|
select -assert-none t:BUFG t:LUT2 t:RAMB18E1 %% t:* %D
|