mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 19:52:31 +00:00
5 lines
104 B
Verilog
5 lines
104 B
Verilog
module test (A, X, Y);
|
|
input [7:0] A;
|
|
output [7:0] X = A * 8'd 6;
|
|
output [7:0] Y = A * 8'd 8;
|
|
endmodule
|