3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-09 11:52:23 +00:00
yosys/techlibs/ice40
2020-08-07 13:21:03 +02:00
..
tests
.gitignore
abc9_model.v ice40: specify fixes 2020-02-27 10:17:29 -08:00
arith_map.v Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
brams.txt
brams_init.py
brams_map.v
cells_map.v Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
cells_sim.v Fix Verilator sim warnings: 1 BLKSEQ and 3 WIDTH 2020-06-14 00:45:22 -07:00
dsp_map.v
ff_map.v ice40: Use dfflegalize. 2020-07-05 05:12:09 +02:00
ice40_braminit.cc Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
ice40_opt.cc synth_ice40: Use opt_dff. 2020-07-30 22:26:20 +02:00
latches_map.v
Makefile.inc synth_ice40: Use opt_dff. 2020-07-30 22:26:20 +02:00
synth_ice40.cc Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00