mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
7 lines
130 B
Systemverilog
7 lines
130 B
Systemverilog
module top (
|
|
input signed [1:0] a,
|
|
input signed [2:0] b,
|
|
output signed [4:0] c
|
|
);
|
|
assign c = 2'(a) * b;
|
|
endmodule
|