mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-24 00:14:36 +00:00
| .. | ||
| autowire.v | ||
| README | ||
| var_range.v | ||
This directory contains test cases that can't be tested using Icarus Verilog because they exceed the Verilog subset that is supported by Icarus Verilog.