mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 10:55:51 +00:00
Before this commit, the meaning of "sync def" included some flip-flop cells but not others. There was no actual reason for this; it was just poorly defined. After this commit, a "sync def" means that a wire holds design state because it is connected directly to a flip-flop output, and may never be unbuffered. This is not affected by presence of async inputs. |
||
---|---|---|
.. | ||
cxxrtl.h | ||
cxxrtl_backend.cc | ||
cxxrtl_capi.cc | ||
cxxrtl_capi.h | ||
cxxrtl_vcd.h | ||
cxxrtl_vcd_capi.cc | ||
cxxrtl_vcd_capi.h | ||
Makefile.inc |