3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 10:55:51 +00:00
yosys/backends/cxxrtl
whitequark c7b2f07edf cxxrtl: improve handling of FFs with async inputs (other than CLK).
Before this commit, the meaning of "sync def" included some flip-flop
cells but not others. There was no actual reason for this; it was
just poorly defined.

After this commit, a "sync def" means that a wire holds design state
because it is connected directly to a flip-flop output, and may never
be unbuffered. This is not affected by presence of async inputs.
2020-09-02 18:00:12 +00:00
..
cxxrtl.h cxxrtl: expose port direction in debug information. 2020-09-02 17:19:11 +00:00
cxxrtl_backend.cc cxxrtl: improve handling of FFs with async inputs (other than CLK). 2020-09-02 18:00:12 +00:00
cxxrtl_capi.cc cxxrtl: expose eval() and commit() via the C API. 2020-07-12 23:34:18 +00:00
cxxrtl_capi.h cxxrtl: expose port direction in debug information. 2020-09-02 17:19:11 +00:00
cxxrtl_vcd.h cxxrtl: handle multipart signals. 2020-06-11 19:34:35 +00:00
cxxrtl_vcd_capi.cc cxxrtl: add missing namespace. 2020-06-09 06:26:43 +00:00
cxxrtl_vcd_capi.h Fix formatting. NFC. 2020-06-10 15:48:40 +00:00
Makefile.inc cxxrtl: rename cxxrtl.cc→cxxrtl_backend.cc. 2020-06-07 03:48:40 +00:00