yosys/tests/sat/initval.ys at c76261878340bc87fc5ab2f5ac8c7a1fb5a1b3a2 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-07-12 23:46:40 +00:00

Eddie Hung 2b37a093e9 In sat: 'x' in init attr should not override constant

2019-08-22 16:42:19 -07:00

4 lines

61 B

Text

Raw Blame History

 read_verilog -sv initval.v
 proc;
 sat -seq 10 -prove-asserts