mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-09 00:40:16 +00:00
Code Activity
yosys/techlibs
History
Leo Moser c73fd4f70b fabulous: add -extra-mlibmap option, remove legacy -noregfile option 
- this allows to map to any memories
- to map legacy register files, use: `-extra-plib regfile.v -extra-mlibmap ram_regfile.txt -extra-map regfile_map.v`

Signed-off-by: Leo Moser <leomoser99@gmail.com>
2026-06-30 16:08:54 +02:00
..
achronix End of file fix 2026-06-23 07:23:41 +02:00
analogdevices Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
anlogic Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
common Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
coolrunner2 Migrate build system to CMake 2026-06-03 08:58:10 +00:00
easic Migrate build system to CMake 2026-06-03 08:58:10 +00:00
efinix Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
fabulous fabulous: add -extra-mlibmap option, remove legacy -noregfile option 2026-06-30 16:08:54 +02:00
gatemate Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
gowin Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
greenpak4 Migrate build system to CMake 2026-06-03 08:58:10 +00:00
ice40 Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
intel End of file fix 2026-06-23 07:23:41 +02:00
intel_alm Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
lattice Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
microchip Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
nanoxplore Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
quicklogic Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
sf2 Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
xilinx Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00
fix_mod.py Remove trailing whitespaces 2026-06-23 07:24:59 +02:00