yosys/tests/techmap/recursive_map.v at c720175c73f2fb0e6c76331a5f4f5227b8ee5c58 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-05-14 03:04:45 +00:00

Eddie Hung fce8dc7db2 Add test

2019-08-20 20:05:16 -07:00

4 lines

66 B

Verilog

Raw Blame History

 module sub;
     sub _TECHMAP_REPLACE_ ();
     bar f0();
 endmodule