mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 01:54:10 +00:00
4 lines
68 B
Plaintext
4 lines
68 B
Plaintext
read_verilog example.v
|
|
techmap; opt; abc; opt
|
|
sat_solve -set y 1'b1
|