yosys/tests/verilog/func_tern_hint.ys at c5e4eec3ba932268a81bb352b3734e8868d874bf - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-06-25 07:13:42 +00:00

Zachary Snow a650d9079f verilog: fix width/sign detection for functions

2022-05-30 16:45:39 -04:00

4 lines

88 B

Text

Raw Blame History

 read_verilog -sv func_tern_hint.sv
 proc
 opt
 sat -verify -seq 1 -prove-asserts -show-all