mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-15 05:18:45 +00:00
6 lines
102 B
Verilog
6 lines
102 B
Verilog
module top
|
|
( input d, clk, output reg q );
|
|
always @( posedge clk )
|
|
q <= d;
|
|
endmodule
|