mirror of
https://github.com/YosysHQ/yosys
synced 2026-08-05 05:43:37 +00:00
3006280d70
run_fixed inferred a fixed length shift register from a chain of FDRE flops but assigned it ENPOL 2, which the cells_map template reads as no enable and ties the enable high. FDRE has an active high clock enable, so the shift register shifted every cycle and ignored stalls. Give FDRE and FDRE_1 chains ENPOL 1 so the active high enable is kept. Add tests/arch/xilinx/xilinx_srl_enable.ys covering the FDRE path. |
||
|---|---|---|
| .. | ||
| .gitignore | ||
| abc9_dff.ys | ||
| add_sub.ys | ||
| adffs.ys | ||
| asym_ram_sdp.ys | ||
| asym_ram_sdp_read_wider.v | ||
| asym_ram_sdp_write_wider.v | ||
| attributes_test.ys | ||
| blockram.ys | ||
| bug1460.ys | ||
| bug1462.ys | ||
| bug1480.ys | ||
| bug1598.ys | ||
| bug1605.ys | ||
| bug3670.v | ||
| bug3670.ys | ||
| counter.ys | ||
| dffs.ys | ||
| dsp_abc9.ys | ||
| dsp_cascade.ys | ||
| dsp_fastfir.ys | ||
| dsp_preadder_sub.ys | ||
| dsp_simd.ys | ||
| dynamic_upto_select.ys | ||
| fsm.ys | ||
| generate_mk.py | ||
| latches.ys | ||
| logic.ys | ||
| lutram.ys | ||
| macc.sh | ||
| macc.v | ||
| macc.ys | ||
| macc_tb.v | ||
| mul.ys | ||
| mul_unsigned.v | ||
| mul_unsigned.ys | ||
| mux.ys | ||
| mux_lut4.ys | ||
| nosrl.ys | ||
| opt_lut_ins.ys | ||
| pmgen_xilinx_srl.ys | ||
| priority_memory.v | ||
| priority_memory.ys | ||
| shifter.ys | ||
| tribuf.sh | ||
| tribuf.ys | ||
| xilinx_dffopt.ys | ||
| xilinx_dffopt_blacklist.txt | ||
| xilinx_dsp.ys | ||
| xilinx_srl.v | ||
| xilinx_srl.ys | ||
| xilinx_srl_enable.ys | ||