mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
There will soon be more (versioned) memory cells, so handle passes that only care if a cell is memory-related by a simple helper call instead of a hardcoded list. |
||
---|---|---|
.. | ||
Makefile.inc | ||
verilog_backend.cc |