3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-22 12:38:53 +00:00
yosys/techlibs/ecp5
whitequark 93ef516d91
Merge pull request #1603 from whitequark/ice40-ram_style
ice40/ecp5: add support for both 1364.1 and Synplify/LSE RAM/ROM attributes
2020-04-10 14:51:01 +00:00
..
tests
.gitignore
abc9_map.v
abc9_model.v
abc9_unmap.v
arith_map.v
brams.txt
brams_connect.py
brams_init.py
brams_map.v
cells_bb.v
cells_ff.vh
cells_io.vh
cells_map.v
cells_sim.v
dsp_map.v
ecp5_ffinit.cc kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
ecp5_gsr.cc kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
latches_map.v
lutrams.txt
lutrams_map.v
Makefile.inc
synth_ecp5.cc Merge pull request #1603 from whitequark/ice40-ram_style 2020-04-10 14:51:01 +00:00