mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 01:54:10 +00:00
Instead of silently missimulating, error out when there are processes found in the simulation hierarchy. |
||
---|---|---|
.. | ||
cmds | ||
equiv | ||
fsm | ||
hierarchy | ||
memory | ||
opt | ||
pmgen | ||
proc | ||
sat | ||
techmap | ||
tests |