3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-23 04:33:46 +00:00
yosys/techlibs/ice40
2015-12-22 12:19:11 +01:00
..
tests
.gitignore
arith_map.v
brams.txt Added read-enable to memory model 2015-09-25 12:23:11 +02:00
brams_init.py
brams_map.v Fixed WE/RE usage in iCE40 BRAM mapping 2015-11-24 10:51:34 +01:00
cells_map.v
cells_sim.v Merge pull request #108 from cseed/master 2015-12-07 03:32:20 +01:00
ice40_ffinit.cc Bugfix in ice40_ffinit 2015-12-22 12:18:06 +01:00
ice40_ffssr.cc
ice40_opt.cc Improvements in ice40_opt 2015-12-22 12:18:38 +01:00
Makefile.inc Added ice40_ffinit pass 2015-11-26 18:11:06 +01:00
synth_ice40.cc Re-run ice40_opt in "synth_ice40 -abc2" 2015-12-22 12:19:11 +01:00