mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
5 lines
124 B
Plaintext
5 lines
124 B
Plaintext
read_verilog opt_lut.v
|
|
synth_ice40
|
|
ice40_unlut
|
|
equiv_opt -map ice40_carry.v -assert opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3
|