mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
9 lines
108 B
Verilog
9 lines
108 B
Verilog
module tristate (en, i, o);
|
|
input en;
|
|
input i;
|
|
output o;
|
|
|
|
assign o = en ? i : 1'bz;
|
|
|
|
endmodule
|