mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-11 19:53:35 +00:00
The following VCD file crashes GTKWave's VCD loader: $var wire 1 ! x:1 $end $enddefinitions $end In practice, a colon can be a part of a variable name that is translated from a Verilog function, something like: update$func$.../hdl/hazard3_csr.v:350$2534.$result |
||
---|---|---|
.. | ||
cxxrtl.h | ||
cxxrtl_backend.cc | ||
cxxrtl_capi.cc | ||
cxxrtl_capi.h | ||
cxxrtl_vcd.h | ||
cxxrtl_vcd_capi.cc | ||
cxxrtl_vcd_capi.h | ||
Makefile.inc |