3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-27 09:32:40 +00:00
yosys/tests/arch
Mohamed Gaber 3d6b8b8e1a
wheels: fix missing yosys-abc/share directory
* `misc/__init__.py`:
  * checks if there's a `yosys-abc` in the same directory - if yes, sets the variable `sys._pyosys_abc`
  * checks if there's a `share` in the same directory - if yes, sets the variable `sys._pyosys_share_dirname`
* `yosys.cc::init_share_dirname`: check for `sys._pyosys_share_dirname`, use it at the highest priority if Python is enabled
* `yosys.cc::init_abc_executable_name`: check for `sys._pyosys_abc`, use it at at the highest priority if Python is enabled
* `Makefile`: add new target, `share`, to only create the extra targets
* `setup.py`: compile libyosys.so, yosys-abc and share, and copy them all as part of the pyosys build
* `test/arch/ecp5/add_sub.py`: ported `add_sub.ys` to Python to act as a test for the share directory and abc with Python wheels, used in CI
2024-10-09 13:09:14 +03:00
..
anlogic
common
ecp5 wheels: fix missing yosys-abc/share directory 2024-10-09 13:09:14 +03:00
efinix
fabulous
gatemate
gowin
ice40
intel_alm intel_alm: drop quartus support 2024-05-03 11:32:33 +01:00
machxo2
microchip inline all tests. Add switch to remove init values as PolarFire DFFs do not support init 2024-07-08 17:03:03 -04:00
nanoxplore add min_ce_use and min_srst_use parameters 2024-08-15 17:50:36 +02:00
nexus
quicklogic quicklogic: Relax the LUT number test 2024-10-07 15:27:03 +02:00
xilinx tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
run-test.sh Enable SV for localparam use by Efinix cell_sim 2024-04-08 12:45:43 +02:00