3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-07 14:41:26 +00:00
yosys/tests
2025-04-07 14:48:16 -07:00
..
aiger
alumacc macc_v2: Add test 2025-01-27 13:19:26 +01:00
arch Merge upstream 2025-03-05 07:54:26 -08:00
asicworld
bind
blif Changed boolopt naming 2025-01-16 19:36:27 -08:00
bram
cxxrtl Revert "Refactor full_selection" 2025-04-07 12:11:55 +02:00
errors
fmt
fsm
functional functional tests: run from make tests but not smtlib/rkt tests 2024-09-04 10:30:08 +01:00
hana
liberty Liberty file caching with new libcache command 2025-04-03 13:39:35 +02:00
lut
memfile
memlib fixes for the yosys test 2025-03-27 17:19:08 -07:00
memories rtlil: Adjust internal check for $mem_v2 cells 2024-11-08 15:18:43 +01:00
opt Merge branch 'YosysHQ:main' into main 2025-04-07 14:48:16 -07:00
opt_share
peepopt Fix Yosys test failures 2025-03-13 14:15:13 -07:00
proc Merge pull request #4714 from georgerennie/george/proc_dff_bug_multiple_sigs 2024-11-20 13:26:32 +01:00
realmath
rpc Remove references to ilang 2024-11-05 12:36:31 +13:00
sat test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
select Revert "Refactor full_selection" 2025-04-07 12:11:55 +02:00
share
silimate Fix Silimate tests 2025-04-04 03:21:53 -07:00
sim test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
simple Final cleanup 2025-02-14 10:18:13 -08:00
simple_abc9 Revert "Refactor full_selection" 2025-04-07 12:11:55 +02:00
smv Remove references to ilang 2024-11-05 12:36:31 +13:00
sva
svinterfaces
svtypes Sync 2024-12-19 21:40:30 -08:00
techmap Merge branch 'YosysHQ:main' into main 2025-03-10 14:21:49 -07:00
tools
unit rtlil: Add {from,to}_hdl_index methods to Wire 2025-02-18 17:08:45 +01:00
various Merge branch 'YosysHQ:main' into main 2025-03-28 14:56:36 -07:00
verific Revert clocking.ys 2025-02-13 20:32:17 -08:00
verilog test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
vloghtb
xprop
gen-tests-makefile.sh Update gen-tests-makefile.sh 2025-03-27 10:33:51 +13:00