mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-18 05:04:46 +00:00
Code Activity
yosys/backends/verilog
History
Martin Povišer 82fca50309 write_verilog: Handle edge case with non-pruned processes 
This change only matters for processes that weren't processed by
`proc_rmdead` for which follow-up cases after a default case are treated
differently in Verilog and RTLIL semantics.
2024-01-06 17:05:02 +01:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc write_verilog: Handle edge case with non-pruned processes 2024-01-06 17:05:02 +01:00