3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-13 07:46:29 +00:00
yosys/techlibs
2025-04-07 07:55:30 +02:00
..
achronix
anlogic
common Make all vector-size related integer params in $print sim model signed 2025-03-25 13:08:49 +00:00
coolrunner2
easic
ecp5
efinix
fabulous
gatemate gatemate: Add CC_SERDES parameters and update port names 2025-01-10 10:25:10 +01:00
gowin Gowin. Remove unnecessary modules 2025-03-28 06:34:26 +10:00
greenpak4 rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
ice40 ice40_dsp: group empty wires 2025-03-16 15:11:45 +02:00
intel
intel_alm
lattice
microchip pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00
nanoxplore
nexus
quicklogic create duplicate IOFFs if multiple output ports are connected to the same register 2025-01-31 11:28:57 +01:00
sf2
xilinx Clearer diff for the all-x corner case 2025-04-07 07:55:30 +02:00
.gitignore pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00