mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
33 lines
1.1 KiB
Plaintext
33 lines
1.1 KiB
Plaintext
read_verilog ../common/fsm.v
|
|
hierarchy -top fsm
|
|
proc
|
|
flatten
|
|
|
|
design -save orig
|
|
|
|
equiv_opt -run :prove -map +/xilinx/cells_sim.v synth_xilinx -noiopad
|
|
miter -equiv -make_assert -flatten gold gate miter
|
|
sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter
|
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd fsm # Constrain all select calls below inside the top module
|
|
stat
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 4 t:FDRE
|
|
select -assert-count 1 t:FDSE
|
|
select -assert-none t:BUFG t:FDRE t:FDSE t:LUT* %% t:* %D
|
|
|
|
design -load orig
|
|
|
|
equiv_opt -run :prove -map +/xilinx/cells_sim.v synth_xilinx -family xc3se -noiopad
|
|
miter -equiv -make_assert -flatten gold gate miter
|
|
sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter
|
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd fsm # Constrain all select calls below inside the top module
|
|
stat
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 6 t:FDRE
|
|
# FIXME: One more register than above?
|
|
select -assert-none t:BUFG t:FDRE t:LUT* t:MUXF* %% t:* %D
|