mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-24 22:51:34 +00:00
7 lines
106 B
Verilog
7 lines
106 B
Verilog
module simple(I1, I2, O);
|
|
input wire I1;
|
|
input wire I2;
|
|
output wire O;
|
|
|
|
assign O = I1 | I2;
|
|
endmodule
|