mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-23 16:04:37 +00:00
Code Activity
yosys/examples/basys3
History
japm48 beedaa5856 fix basys3 example 
Added `CONFIG_VOLTAGE` and `CFGBVS` to constraints file
to avoid warning `DRC 23-20`.

Added `open_hw` needed for programming.
2018-07-22 22:29:31 +02:00
..
example.v Added examples/ top-level directory 2015-10-13 15:41:20 +02:00
example.xdc fix basys3 example 2018-07-22 22:29:31 +02:00
README Added examples/ top-level directory 2015-10-13 15:41:20 +02:00
run.sh Added examples/ top-level directory 2015-10-13 15:41:20 +02:00
run_prog.tcl fix basys3 example 2018-07-22 22:29:31 +02:00
run_vivado.tcl Added examples/ top-level directory 2015-10-13 15:41:20 +02:00
run_yosys.ys Added examples/ top-level directory 2015-10-13 15:41:20 +02:00

README 

A simple example design, based on the Digilent BASYS3 board
===========================================================

This example uses Yosys for synthesis and Xilinx Vivado
for place&route and bit-stream creation.

Running Yosys:
  yosys run_yosys.ys

Running Vivado:
  vivado -nolog -nojournal -mode batch -source run_vivado.tcl

Programming board:
  vivado -nolog -nojournal -mode batch -source run_prog.tcl

All of the above:
  bash run.sh