mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-17 18:43:47 +00:00
The former prefix does not need to be escaped in Verilog, unlike the latter, and the Yosys convention is to use the former. |
||
|---|---|---|
| .. | ||
| cxxrtl.cc | ||
| cxxrtl.h | ||
| Makefile.inc | ||