mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
12 lines
191 B
Plaintext
12 lines
191 B
Plaintext
|
|
read_verilog counter.v
|
|
read_verilog -lib cmos_cells.v
|
|
|
|
proc;; memory;; techmap;;
|
|
dfflibmap -liberty cmos_cells.lib
|
|
abc -liberty cmos_cells.lib;;
|
|
|
|
write_verilog synth.v
|
|
write_spice synth.sp
|
|
|