mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
9 lines
340 B
Plaintext
9 lines
340 B
Plaintext
read_verilog mux.v
|
|
proc
|
|
flatten
|
|
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
select -assert-count 19 t:SB_LUT4
|
|
select -assert-none t:SB_LUT4 %% t:* %D
|