mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
71dd412ac5
- Add -map and -assert options for equiv_opt; !!! '-assert' option was commented for the next tests (unproven $equiv cells was found): - dffs; - div_mod; - latches; - mul_pow; - Add design -load; - Remove simulations;
14 lines
133 B
Verilog
14 lines
133 B
Verilog
module top
|
|
(
|
|
input [3:0] x,
|
|
input [3:0] y,
|
|
|
|
output [3:0] A,
|
|
output [3:0] B
|
|
);
|
|
|
|
assign A = x % y;
|
|
assign B = x / y;
|
|
|
|
endmodule
|