mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
72787f52fc
s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g;
93 lines
2.8 KiB
C++
93 lines
2.8 KiB
C++
/*
|
|
* yosys -- Yosys Open SYnthesis Suite
|
|
*
|
|
* Copyright (C) 2012 Claire Xenia Wolf <claire@yosyshq.com>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include "kernel/yosys.h"
|
|
#include "kernel/sigtools.h"
|
|
|
|
USING_YOSYS_NAMESPACE
|
|
PRIVATE_NAMESPACE_BEGIN
|
|
|
|
int lut2mux(Cell *cell)
|
|
{
|
|
SigSpec sig_a = cell->getPort(ID::A);
|
|
SigSpec sig_y = cell->getPort(ID::Y);
|
|
Const lut = cell->getParam(ID::LUT);
|
|
int count = 1;
|
|
|
|
if (GetSize(sig_a) == 1)
|
|
{
|
|
cell->module->addMuxGate(NEW_ID, lut.extract(0)[0], lut.extract(1)[0], sig_a, sig_y);
|
|
}
|
|
else
|
|
{
|
|
SigSpec sig_a_hi = sig_a[GetSize(sig_a)-1];
|
|
SigSpec sig_a_lo = sig_a.extract(0, GetSize(sig_a)-1);
|
|
SigSpec sig_y1 = cell->module->addWire(NEW_ID);
|
|
SigSpec sig_y2 = cell->module->addWire(NEW_ID);
|
|
|
|
Const lut1 = lut.extract(0, GetSize(lut)/2);
|
|
Const lut2 = lut.extract(GetSize(lut)/2, GetSize(lut)/2);
|
|
|
|
count += lut2mux(cell->module->addLut(NEW_ID, sig_a_lo, sig_y1, lut1));
|
|
count += lut2mux(cell->module->addLut(NEW_ID, sig_a_lo, sig_y2, lut2));
|
|
|
|
cell->module->addMuxGate(NEW_ID, sig_y1, sig_y2, sig_a_hi, sig_y);
|
|
}
|
|
|
|
cell->module->remove(cell);
|
|
return count;
|
|
}
|
|
|
|
struct Lut2muxPass : public Pass {
|
|
Lut2muxPass() : Pass("lut2mux", "convert $lut to $_MUX_") { }
|
|
void help() override
|
|
{
|
|
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
|
|
log("\n");
|
|
log(" lut2mux [options] [selection]\n");
|
|
log("\n");
|
|
log("This pass converts $lut cells to $_MUX_ gates.\n");
|
|
log("\n");
|
|
}
|
|
void execute(std::vector<std::string> args, RTLIL::Design *design) override
|
|
{
|
|
log_header(design, "Executing LUT2MUX pass (convert $lut to $_MUX_).\n");
|
|
|
|
size_t argidx;
|
|
for (argidx = 1; argidx < args.size(); argidx++)
|
|
{
|
|
// if (args[argidx] == "-v") {
|
|
// continue;
|
|
// }
|
|
break;
|
|
}
|
|
extra_args(args, argidx, design);
|
|
|
|
for (auto module : design->selected_modules())
|
|
for (auto cell : module->selected_cells()) {
|
|
if (cell->type == ID($lut)) {
|
|
IdString cell_name = cell->name;
|
|
int count = lut2mux(cell);
|
|
log("Converted %s.%s to %d MUX cells.\n", log_id(module), log_id(cell_name), count);
|
|
}
|
|
}
|
|
}
|
|
} Lut2muxPass;
|
|
|
|
PRIVATE_NAMESPACE_END
|