3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-14 12:51:48 +00:00
yosys/tests/arch
gatecat b6467f0801 fabulous: Allow adding extra custom prims and map rules
Signed-off-by: gatecat <gatecat@ds0.me>
2022-11-17 13:34:58 +01:00
..
anlogic
common
ecp5 ecp5: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
efinix efinix: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
fabulous fabulous: Allow adding extra custom prims and map rules 2022-11-17 13:34:58 +01:00
gatemate gatemate: Add test for LUT tree mapping 2022-06-27 10:09:48 +01:00
gowin gowin: Fix LUT RAM inference, add more models. 2022-02-09 09:04:34 +01:00
ice40 Reenable existing equiv_opt tests 2022-10-07 16:04:51 +02:00
intel_alm Reenable existing equiv_opt tests 2022-10-07 16:04:51 +02:00
machxo2
nexus nexus: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
quicklogic
xilinx Fix tests for check in equiv_opt 2022-10-07 16:04:51 +02:00
run-test.sh