mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
b9b5899cce
* Copies guidelines files into docs/ for website * Copying manual/CHAPTER_Prog for new docs * Copying manual/APPNOTE_011... for new docs Also adding faketime to list of packages for website build. Co-authored-by: KrystalDelusion <krystinedawn@yosyshq.com>
9 lines
142 B
Verilog
9 lines
142 B
Verilog
module uut(in1, in2, in3, out1, out2);
|
|
|
|
input [8:0] in1, in2, in3;
|
|
output [8:0] out1, out2;
|
|
|
|
assign out1 = in1 + in2 + (in3 >> 4);
|
|
|
|
endmodule
|