mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
b9b5899cce
* Copies guidelines files into docs/ for website * Copying manual/CHAPTER_Prog for new docs * Copying manual/APPNOTE_011... for new docs Also adding faketime to list of packages for website build. Co-authored-by: KrystalDelusion <krystinedawn@yosyshq.com>
5 lines
105 B
Verilog
5 lines
105 B
Verilog
module primetest(p, a, b, ok);
|
|
input [15:0] p, a, b;
|
|
output ok = p != a*b || a == 1 || b == 1;
|
|
endmodule
|