3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00
yosys/backends/cxxrtl
whitequark b9721bedf0 cxxrtl: speed up bit repeats (sign extends, etc).
On Minerva SoC SRAM, depending on the compiler, this change improves
overall time by 4-7%.
2020-12-21 02:20:34 +00:00
..
cxxrtl.h cxxrtl: speed up bit repeats (sign extends, etc). 2020-12-21 02:20:34 +00:00
cxxrtl_backend.cc cxxrtl: speed up bit repeats (sign extends, etc). 2020-12-21 02:20:34 +00:00
cxxrtl_capi.cc cxxrtl: implement debug information outlining. 2020-12-14 01:27:27 +00:00
cxxrtl_capi.h cxxrtl: use static inline instead of inline in the C API. 2020-12-20 14:48:16 +00:00
cxxrtl_vcd.h cxxrtl: implement debug information outlining. 2020-12-14 01:27:27 +00:00
cxxrtl_vcd_capi.cc cxxrtl: add missing namespace. 2020-06-09 06:26:43 +00:00
cxxrtl_vcd_capi.h Fix formatting. NFC. 2020-06-10 15:48:40 +00:00
Makefile.inc cxxrtl: rename cxxrtl.cc→cxxrtl_backend.cc. 2020-06-07 03:48:40 +00:00