3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-25 00:14:03 +00:00
yosys/techlibs
David Shah e1d4e683b4 ecp5: Add ECLKBRIDGECS blackbox
Signed-off-by: David Shah <dave@ds0.me>
2019-10-11 14:50:33 +01:00
..
achronix
anlogic make note that it is for latch mode 2019-09-18 17:48:16 +02:00
common Missing (* mul2dsp *) for sliceB 2019-09-27 14:21:47 -07:00
coolrunner2 Fix spacing 2019-08-06 16:47:55 -07:00
easic
ecp5 ecp5: Add ECLKBRIDGECS blackbox 2019-10-11 14:50:33 +01:00
efinix better handling of lut and begin/end add 2019-09-18 17:45:07 +02:00
gowin
greenpak4
ice40 Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
intel
sf2
xilinx xilinx: Add simulation model for IBUFG. 2019-10-10 13:16:03 +02:00
.gitignore