This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-07-31 19:34:01 +00:00
Code
Activity
b6fbeb0969
yosys
/
frontends
History
Clifford Wolf
b6fbeb0969
Add handling of verific OPER_REDUCE_NOR
...
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-02-26 15:26:01 +01:00
..
ast
Add $allconst and $allseq cell types
2018-02-23 13:14:47 +01:00
blif
ilang
json
liberty
Improve handling of "bus" pins in liberty front-end (some files use bus.pin.direction)
2018-02-15 17:36:08 +01:00
verific
Add handling of verific OPER_REDUCE_NOR
2018-02-26 15:26:01 +01:00
verilog
Add $allconst and $allseq cell types
2018-02-23 13:14:47 +01:00