mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
dbc38d72cf
Code now resides in `docs/source/code_examples`. `CHAPTER_Prog` -> `stubnets` `APPNOTE_011_Design_Investigation` -> `selections` and `show` `resources/PRESENTATION_Intro` -> `intro` `resources/PRESENTATION_ExSyn` -> `synth_flow` `resources/PRESENTATION_ExAdv` -> `techmap`, `macc`, and `selections` `resources/PRESENTATION_ExOth` -> `scrambler` and `axis` Note that generated images are not yet configured to build from the new code locations.
38 lines
1.1 KiB
Plaintext
38 lines
1.1 KiB
Plaintext
read_verilog macc_simple_test.v
|
|
hierarchy -check -top test;;
|
|
|
|
show -prefix macc_simple_test_00a -format pdf -notitle -lib macc_simple_xmap.v
|
|
|
|
extract -constports -map macc_simple_xmap.v;;
|
|
show -prefix macc_simple_test_00b -format pdf -notitle -lib macc_simple_xmap.v
|
|
|
|
#################################################
|
|
|
|
design -reset
|
|
read_verilog macc_simple_test_01.v
|
|
hierarchy -check -top test;;
|
|
|
|
show -prefix macc_simple_test_01a -format pdf -notitle -lib macc_simple_xmap.v
|
|
|
|
extract -map macc_simple_xmap.v;;
|
|
show -prefix macc_simple_test_01b -format pdf -notitle -lib macc_simple_xmap.v
|
|
|
|
#################################################
|
|
|
|
design -reset
|
|
read_verilog macc_simple_test_02.v
|
|
hierarchy -check -top test;;
|
|
|
|
show -prefix macc_simple_test_02a -format pdf -notitle -lib macc_simple_xmap.v
|
|
|
|
extract -map macc_simple_xmap.v;;
|
|
show -prefix macc_simple_test_02b -format pdf -notitle -lib macc_simple_xmap.v
|
|
|
|
#################################################
|
|
|
|
design -reset
|
|
read_verilog macc_simple_xmap.v
|
|
hierarchy -check -top macc_16_16_32;;
|
|
|
|
show -prefix macc_simple_xmap -format pdf -notitle
|