mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-25 05:13:34 +00:00
7 lines
119 B
Verilog
7 lines
119 B
Verilog
module sub_double_neg(
|
|
input [7:0] a, b, c,
|
|
output [7:0] y
|
|
);
|
|
wire [7:0] ab = a - b;
|
|
assign y = c - ab;
|
|
endmodule
|