mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-03 07:37:57 +00:00
6 lines
102 B
Verilog
6 lines
102 B
Verilog
module add_1bit_wide_out(
|
|
input a, b, c, d,
|
|
output [3:0] y
|
|
);
|
|
assign y = a + b + c + d;
|
|
endmodule
|