yosys/docs/source/code_examples/techmap/mulshift_test.ys at b6459a3d8b1fec38d4b6b9697156a3c9a22c5dd7 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00

Krystine Sherwin dbc38d72cf

docs: moving code examples

Code now resides in `docs/source/code_examples`.
`CHAPTER_Prog` -> `stubnets`
`APPNOTE_011_Design_Investigation` -> `selections` and `show`
`resources/PRESENTATION_Intro` -> `intro`
`resources/PRESENTATION_ExSyn` -> `synth_flow`
`resources/PRESENTATION_ExAdv` -> `techmap`,  `macc`, and `selections`
`resources/PRESENTATION_ExOth` -> `scrambler` and `axis`

Note that generated images are not yet configured to build from the new code locations.

2023-11-14 12:55:39 +13:00

7 lines

181 B

Text

Raw Blame History

 read_verilog mulshift_test.v
 hierarchy -check -top test
 techmap -map sym_mul_map.v \
         -map mulshift_map.v;;
 show -prefix mulshift -format dot -notitle -lib sym_mul_cells.v