mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
3a153f99db
Updates code examples, removing `counter_outputs.ys` in favour of a single script. Also adds a .gitignore for the output file `synth.v`. `example_synth.rst` still pending updated example.
31 lines
581 B
Text
31 lines
581 B
Text
# read design
|
|
read_verilog counter.v
|
|
hierarchy -check -top counter
|
|
|
|
show -notitle -format dot -prefix counter_00
|
|
|
|
# the high-level stuff
|
|
proc; opt
|
|
memory; opt
|
|
fsm; opt
|
|
|
|
show -notitle -format dot -prefix counter_01
|
|
|
|
# mapping to internal cell library
|
|
techmap; opt
|
|
|
|
splitnets -ports;; show -notitle -format dot -prefix counter_02
|
|
|
|
# mapping flip-flops to mycells.lib
|
|
dfflibmap -liberty mycells.lib
|
|
|
|
# mapping logic to mycells.lib
|
|
abc -liberty mycells.lib
|
|
|
|
# cleanup
|
|
clean
|
|
|
|
show -notitle -lib mycells.v -format dot -prefix counter_03
|
|
|
|
# write synthesized design
|
|
write_verilog synth.v
|