3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
yosys/techlibs/quicklogic/qlf_k6n10f
2023-12-04 15:52:03 +01:00
..
arith_map.v change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-12-04 15:52:02 +01:00
bram_types_sim.v change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-12-04 15:52:02 +01:00
brams_map.v merge brams_final_map.v into brams_map.v 2023-12-04 15:52:02 +01:00
brams_sim.v change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-12-04 15:52:02 +01:00
cells_sim.v quicklogic: Drop blackbox off adder_carry 2023-12-04 15:52:03 +01:00
dsp_final_map.v add dsp inference 2023-12-04 15:52:02 +01:00
dsp_map.v ql_k6n10f: Remove support for parameter-configured DSP variety 2023-12-04 15:52:02 +01:00
dsp_sim.v ql_k6n10f: Remove support for parameter-configured DSP variety 2023-12-04 15:52:02 +01:00
ffs_map.v change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-12-04 15:52:02 +01:00
generate_bram_types_sim.py change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-12-04 15:52:02 +01:00
libmap_brams.txt add qlf_k6n10f architecture + bram inference 2023-12-04 15:52:02 +01:00
libmap_brams_map.v quicklogic: Set initial values on inferred TDP36K 2023-12-04 15:52:03 +01:00