mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-24 08:24:35 +00:00
Code Activity
yosys/tests/arch/intel_alm
History
Dan Ravensloft 2e37e62e6b synth_intel_alm: alternative synthesis for Intel FPGAs 
By operating at a layer of abstraction over the rather clumsy Intel primitives,
we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping.

This also makes the primitives much easier to manipulate, and more descriptive
(no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).
2020-04-15 11:40:41 +02:00
..
add_sub.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
adffs.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
counter.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
dffs.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
fsm.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
logic.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
mux.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
run-test.sh synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
shifter.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
tribuf.ys synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00