mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-02 21:46:07 +00:00
5 lines
63 B
Verilog
5 lines
63 B
Verilog
module a;
|
|
wire [5:0]x;
|
|
wire [3:0]y;
|
|
assign y = x 55;
|
|
endmodule
|