mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
12 lines
231 B
Verilog
12 lines
231 B
Verilog
// Simple exists-forall demo
|
|
|
|
module demo8;
|
|
wire [7:0] prime = $anyconst;
|
|
wire [3:0] factor = $allconst;
|
|
|
|
always @* begin
|
|
if (1 < factor && factor < prime)
|
|
assume((prime % factor) != 0);
|
|
assume(prime > 1);
|
|
end
|
|
endmodule
|