This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-07 09:55:20 +00:00
Code
Activity
b3a66dff7c
yosys
/
passes
/
hierarchy
History
Eddie Hung
b3a66dff7c
Move \init signal for non-port signals as long as internally driven
2019-11-28 12:57:36 -08:00
..
hierarchy.cc
Adopt @cliffordwolf's suggestion
2019-09-03 12:18:50 -07:00
Makefile.inc
Rename "singleton" pass to "uniquify"
2017-08-20 12:31:50 +02:00
submod.cc
Move \init signal for non-port signals as long as internally driven
2019-11-28 12:57:36 -08:00
uniquify.cc
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00